Abstract-In this paper, we demonstrate a novel manufacturing technology for high-aspect-ratio vertical interconnects for high-frequency applications. This novel approach is based on magnetic self-assembly of prefabricated nickel wires that are subsequently insulated with a thermosetting polymer. The highfrequency performance of the through silicon vias (TSVs) is enhanced by depositing a gold layer on the outer surface of the nickel wires and by reducing capacitive parasitics through a low-k polymer liner. As compared with conventional TSV designs, this novel concept offers a more compact design and a simpler, potentially more cost-effective manufacturing process. Moreover, this fabrication concept is very versatile and adaptable to many different applications, such as interposer, micro electromechanical systems, or millimeter wave applications. For evaluation purposes, coplanar waveguides with incorporated TSV interconnections were fabricated and characterized. The experimental results reveal a high bandwidth from dc to 86 GHz and an insertion loss of <0.53 dB per single TSV interconnection for frequencies up to 75 GHz.
I. INTRODUCTION

D
URING the past decades, hybrid integration of integrated circuits and micro electromechanical system (MEMS) technology has emerged as one of the most promising approaches in the pursuit of miniaturization and improved performance of microsystems. Hybrid integration does not only rely on pure miniaturization but also achieves more compact integration by merging different functionalities into one device. In particular, 3-D integrated system in The authors are with the Micro and Nanosystems, KTH Royal Institute of Technology, Stockholm 100 44, Sweden (e-mail: simon.bleiker@ee.kth.se; andreas.fischer@ee.kth.se; umer.shah@ee.kth.se; n.somjit@ leeds.ac.uk; tommy.haraldsson@ee.kth.se; niclas.roxhed@ee.kth.se; joachim. oberhammer@ee.kth.se; goran.stemme@ee.kth.se; frank.niklaus@ee.kth.se).
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Digital Object Identifier 10.1109/TCPMT.2014.2369236 package (3-D-SiP) solutions, which are based on vertical chip stacking, are a general trend in many integration approaches. Not only can 3-D-SiPs decrease costs by reducing the volume and weight of the package, they also improve system performance through enhanced signal transmission speed and lower power consumption which is of importance for various demanding applications [1] , [2] . The key feature of 3-D integration is vertical electrical interconnections which are called through silicon vias (TSVs). They serve the purpose of connecting different layers of a die-stack directly through the substrate. Typical dimensions of TSVs are in the range of 5-150 μm for the diameter and 20-200 μm for the via length. The utilization of TSVs enables an efficient interconnection technique, which leads to a more compact chip design and packaging as compared with conventional wire bonding techniques. Thus, the path length of the metal connections can be reduced, 2156-3950 © 2014 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. resulting in lower capacitive, resistive, and inductive parasitics of the vias [3] . Already, the first commercially available devices, such as MEMS inertial sensors, MEMS microphones, CMOS imagers, and power LEDs successfully incorporate TSV technology [4] - [6] .
In the field of millimeter wave applications, however, the development of high-performance TSV interconnections has been lagging behind and has become a bottleneck in circuit performance [7] . Important circuit characteristics, such as delay time, impedance matching, and power losses are directly determined by the parasitic impedance of the metal interconnects. Thus, using very highly conductive materials, such as copper or gold and low-k insulation materials is beneficial for high-frequency signal transmissions. In addition, the integration of multifunctional systems often demands a very high density of I/O connections. A variety of related research topics are currently under intensive investigation, such as coplanar waveguide (CPW) transition by electromagnetic coupling [8] , stacking of waveguide chips by gold bump bonding [9] , microstrip transitions by copper TSVs [10] , coaxial copper TSVs [11] , copper TSV with polymer liner by laser ablation [12] , [13] , and high current Cu-Cu areaarray interconnections [14] . Conventional TSV concepts use electroplated copper as conductive material and a layer of silicon oxide or silicon nitride as insulator [7] , [10] , [15] - [17] . However, the manufacturing of copper-plated high-aspect-ratio TSVs has proven to be very challenging [4] , [15] , [16] , [18] . Thus, the achievable aspect ratio is limited, creating a tradeoff between smaller via diameters and longer vias. To keep the via diameter small, most fabrication methods resort to thinning down the wafer substrate to a feasible thickness for the TSV. The process of thinning down the substrates causes a considerable increase of fabrication cost and poses the additional difficulty of handling thin substrates.
Fischer et al. [19] - [21] presented a fabrication concept for high-aspect-ratio TSVs. Fig. 1 shows the fabrication concept, consisting of the via formation and magnetic assembly in step (a), benzocyclobutene (BCB) filling and curing in step (b), and substrate polishing and formation of the via contacts in step (c). With this technology, TSVs with length of up to 465 μm and with very high aspect ratios of 24 have been demonstrated [19] . In this paper, we extended this concept to implement and characterize high-frequency TSVs. We present high-aspectratio TSVs with superior high-frequency performance, fabricated using magnetic self-assembly of gold-coated nickel wires. Low losses are achieved using gold-coated nickel wires as the conductive core and the low-k polymer BCB as insulation. High-aspect-ratio TSVs are achieved by magnetic self-assembly of the gold-coated nickel wires into the via holes. This process eliminates the need for complicated metallization processes or wafer thinning, making it a very fast, and cost-effective fabrication process.
II. TSVs FOR HIGH-FREQUENCY APPLICATIONS
Since the length of the metal interconnections and their parasitic impedances are two of the major concerns for highfrequency applications, there are strong requirements on TSVs in both dimension and electrical performance. Due to the skin effect, the resistance of a conductive TSV core increases for increasing frequencies. The skin effect causes the flow of alternating current in a conductor to be confined to a small volume close to the surface of the conductor. The confinement is dependent on the frequency of the alternating current and can be described by the skin depth. The skin depth δ is defined as
in relation to the specific electrical resistivity ρ, the angular frequency ω, and the magnetic permeability μ. The skin depth decreases for higher frequencies, causing the effective electrical resistance of the conductor to increase. The concept of magnetically self-assembled TSVs is based on prefabricated nickel wires [21] . For high-frequency applications, however, ferromagnetic materials, such as nickel or iron provide poorer conductivity as compared with gold or copper due to their low skin depth values. To improve the high-frequency capabilities of these TSVs, special nickel wires with a gold-cladding were fabricated that combine the ferromagnetic properties of nickel, needed for the magnetic self-assembly process, and the high electrical conductivity of gold. Due to the skin effect, the current density is highest at the outermost region of the conductor. Thus, the skin effect can be utilized to confine most of the current to the gold cladding of the wires, which results in an improvement of the high-frequency conductivity and thus reduces the signal losses [22] . The thickness of the gold layer is determined by the skin depth at the targeted operating frequency of 75 GHz which is 0.29 μm. To ensure good high-frequency performance, a gold layer with a thickness of 1.5 μm was deposited on the nickel wires. For the low frequency range, the nickel offers a reasonably good conductance and, thus, ensures a very high bandwidth.
To minimize the substrate losses, a high-resistivity silicon (HRS) substrate was used. The substrate as well as the insulation material play an important role for the parasitic capacitances. The most commonly used insulator materials are thin layers of silicon oxide or silicon nitride on the via walls [7] , [10] , [15] - [17] . While these materials provide good electrical insulation, their relative permittivities are comparably high, which contributes to high parasitic capacitances. In this approach, the low-k dielectric BCB with a dielectric constant of 2.65 at 20 GHz [23] was utilized instead. The BCB also exhibits a low Young's modulus, which allows it to act as a mechanical buffer for stresses that are induced by mismatch in coefficient of thermal expansion between the metal core and the substrate.
A. Via Core Fabrication
The fabrication of the conductive via cores is performed prior to the magnetic assembly of the TSVs. It consists of two main steps: 1) a layer of gold is deposited on the surface of a nickel wire and 2) the wire is cut into many rods. Fig. 2 shows the via core fabrication in detail. In this experiment, wires made of nickel 270 with a purity of 99.97% and a diameter of 35 μm were used. An electroplating process, with the electroplating agent Aurotron H 200 (Atotech GmbH, Germany), was chosen to deposit a uniform layer of gold on the outer surface of the wire. The native oxide on the surface of the nickel was removed by a short 10% HCl dip prior to the plating. Fig. 3 shows a scanning electron microscope (SEM) picture of the resulting gold-coated nickel wire. The interface between the nickel core and the 1.5-μm thick layer of the gold cladding is clearly visible in the focused ion beam (FIB) milled recess on the wire surface.
For the cutting process, the plated wire was mounted on a silicon wafer and embedded in a layer of AZ 4562 photoresist. A DAD 320 (DISCO Cooperation, Japan) wafer dicing tool was used to cut the wire into 350-μm long rods. The photoresist matrix that holds the wire in place and protects them from deformation during the cutting process can subsequently be dissolved with acetone to release and clean the cut via cores.
B. TSV Fabrication
As Fig. 1 shows, the fabrication of the TSVs starts with the formation of the via holes by deep reactive ion etching (DRIE) and thermal oxidation of the via sidewalls to prevent electrical short-cuts between the nickel wire and the substrate. Subsequently, the prefabricated gold-coated nickel cores are deployed on the substrate and magnetically assembled into the holes. The magnet on the backside of the substrate ensures that the nickel cores are dragged all the way into the via holes. The assembly is performed on a dry substrate, without the addition of liquid agents. After a complete filling of the vias, most of the excess wires can be magnetically steered away from the via structures and retrieved. The magnetic assembly process has been shown to be capable of filling a large number of via holes with 100% yield [19] . Process step (b) shows the filling and curing of the BCB as insulation layer. To ensure a void-free filling, the BCB is cured under vacuum at 0.02 mbar. As a final step, shown in Fig. 1(c) , the excess BCB and the protruding ends of the nickel cores are ground off and subsequently gold transmission lines are deposited on both the front and the back side of the substrate.
III. SIMULATION AND CHARACTERIZATION RESULTS
The TSV concepts presented in this paper are evaluated by simulating and measuring a transmission line composed of multiple sections of a standard CPW and the proposed TSVs as vertical interconnections. All simulations were performed with CST Microwave Studio, considering the dielectric losses in silicon and metallic losses in the metal films. Frequency domain solver was used in the simulations with the calculations based on finite-element method. A tetrahedral mesh with a total of 100 081 meshes was applied. The system boundary condition was set to electric (E tan = 0). As shown in Fig. 4 , the CPW (signal line width: 120 μm; gap: 85 μm; and gold thickness: 1.5 μm) is designed with an impedance of 50 at the nominal frequency of 75 GHz. Two 350-μm long CPW sections serving as input and output sections are implemented on top of the substrate. The bottom CPW line length is chosen to be 2450 μm to avoid direct coupling of electromagnetic fields between the input and output sections. The TSVs are used as CPW transitions from the top to the bottom of the substrate. Fig. 5 shows the TSV configurations used in the CST Microwave Studio simulations for comparing various available TSV structures. The results are used to emphasize the improvements provided by the proposed novel TSV structure over conventional structures. Fig. 6 shows the simulated insertion and return loss of various TSVs structures. At low frequencies, the insertion loss of the copper TSV closely follows the insertion loss of the TSV proposed in this paper. The copper TSV has a higher insertion loss >67 GHz. The simulation also reveals that the thicker the BCB is, the better the insertion loss is at millimeter wave frequencies. This can be seen when comparing the insertion loss of the copper TSV with thick and thin insulation layers. The same result can also be deduced by comparing the insertion loss of the gold-coated nickel TSV with thick and thin BCB insulation layers. For thick layers of BCB, the insertion loss is the nearly identical for both copper and gold-coated nickel TSVs.
The transmission line used for measurements is fabricated on an HRS substrate with a thickness of 250 μm and a resistivity of 5000-8500 · cm. Nickel wires with a diameter of 35 μm were used and are compatible with the RF design. With a total via diameter of 42 μm this results in an aspect ratio of 6. The thickness of the gold cladding is chosen to 1.5 μm, which is much thicker than the skin depth of 0.29 μm at 75 GHz. The BCB is used to fill the space of 2 μm between the substrate and the via core because it offers a relative permittivity of 2.65, resulting in low parasitic capacitances of the TSVs at millimeter wave frequencies. Fig. 7 shows SEM pictures of the fabricated structures, containing views on both the font and back side wave guides as well as a cross-sectional view of a TSV interconnection.
The RF measurements of the fabricated TSVs were performed using an Agilent E8361A programmable network analyser (PNA) calibrated using a GGB Industries Inc. CS-5 calibration standard and 150 μm ground-signal-ground coplanar probes and short-open-load-thru calibration. The results suggest a very good electrical yield of the TSV transitions, as all of the roughly ten evaluated devices were functioning correctly. The measurements of the test transmission line, as shown in Fig. 8 , agree very well with the simulation results of gold-coated nickel vias with thin BCB liner [ Fig. 5(c) ]. The measurements reveal that at the nominal frequency of 75 GHz, the return loss is better than 11 dB, and the insertion loss is better than 2.23 dB. A single transition of the proposed TSV has an insertion loss of 0.53 dB at 75 GHz when the loss due to the transmission line is de-embedded. Moreover, a return loss of better than 10 dB is achieved up to 86 GHz with the insertion loss being 2.4 dB.
The fabricated TSVs have a very broadband characteristic, as compared with [15] - [17] and [25] - [27] . Although the vertical interconnections in [8] , [9] , [24] , and [28] achieved slightly larger bandwidths up to 110 GHz, the aspect ratios of these through silicon connections rarely exceed 1, which is much lower than the TSVs proposed in this paper. This is due to the fact that the designs in [9] , [24] , and [28] rely on isotropic etching of the silicon wafer, typically with potassium hydroxide (KOH), while the presented concept utilizes a plasma etching process of the substrate, resulting in a more compact TSV design and a better control of the process parameters. Table I summarizes the performance of the designed TSVs and compares it to a list of various published TSVs. The insertion loss of a single transition, insertion loss of the test transmission line, and the frequency band of operation are the important parameters used for comparison.
IV. CONCLUSION
In this paper, high-frequency TSVs that are fabricated by magnetic self-assembly have been developed. By coating 35-μm diameter nickel microwires with a 1.5-μm thick gold layer, a new type of magnetically assembled TSVs showing excellent high-frequency performance could successfully be demonstrated. Experimental results reveal a high bandwidth from dc to 86 GHz and low losses showing <0.53 dB insertion loss per single TSV transition at 75 GHz. While other concepts achieved slightly larger bandwidths, their aspect ratios rarely exceed 1. The TSVs presented here allow for much higher aspect ratios of >6 as well as smaller via diameters, thus facilitating more compact TSV designs and eliminating the necessity of wafer thinning. Using nickel wires with smaller diameters and thicker substrates, aspect ratios of >20 are feasible as presented in [19] . Furthermore, conventional electrodeposition processes typically take half an hour or more, while the proposed magnetic assembly can be performed in a few minutes. As a result, this can potentially reduce the fabrication costs and increase the throughput. In addition, this process allows for a very precise control over via properties, such as layer thickness and surface roughness which helps to improve the performance of the TSVs. His current research interests include microelectromechanical systems integration technology and selfassembly and a European Union funded research project about nanoelectromechanical systems for computation applications.
